47
edits
Changes
Jump to navigation
Jump to search
Added some basic info from YAGCD
Line 8:
Line 8:
{{hwstub}}
{{hwstub}}
{{yagcd}}
{{yagcd}}
+Protected memory is always 1 page long (page size is 1024 bytes), and you can specify only 4 protected regions. If the CPU tries to access the protected region in a way that is not allowed, an external interrupt will be raised. Because there are only 4 protected regions, there are a total of 4 possible interrupts which are called MEM_0, MEM_1, MEM_2 and MEM_3.
+== Registers ==
+{{reg32 | MI_PROT_RGN0 | addr = 0x0C004000 | hifields = 1 | lofields = 1 |
+|16 |
+|R/W |
+|Low 16 bits of protected address ||
+|16 |
+|R/W |
+|High 16 bits of protected address |
+|}}
+{{reg32 | MI_PROT_RGN1 | addr = 0x0C004004 | hifields = 1 | lofields = 1 |
+|16 |
+|R/W |
+|Low 16 bits of protected address ||
+|16 |
+|R/W |
+|High 16 bits of protected address |
+|}}
+{{reg32 | MI_PROT_RGN2 | addr = 0x0C004008 | hifields = 1 | lofields = 1 |
+|16 |
+|R/W |
+|Low 16 bits of protected address ||
+|16 |
+|R/W |
+|High 16 bits of protected address |
+|}}
+{{reg32 | MI_PROT_RGN3 | addr = 0x0C00400C | hifields = 1 | lofields = 1 |
+|16 |
+|R/W |
+|Low 16 bits of protected address ||
+|16 |
+|R/W |
+|High 16 bits of protected address |
+|}}
+
+{{reg16 | MI_PROT_TYPE | addr = 0x0C004010 | fields = 5 |
+|8 |2 |2 |2 |2 |
+|U |R/W |R/W |R/W |R/W |
+| |Ch3 |Ch2 |Ch1 |Ch0 |
+|}}
+{{regdesc
+|ChX|00: Access Denied, 01: Read Only, 10: Write Only, 11: Read/Write
+}}