Changes

Jump to navigation Jump to search
No change in size ,  20:07, 27 February 2009
{{regsimple2|HW_GPIOB_IN|bits=32|split=24|access=R}}
{{regsimple2|HW_GPIOB_INTLVL|bits=32|split=24|access=R/W}}
{{regsimple2|HW_GPIOB_INTFLAG|bits=32|split=24|access=R/WZ}}
{{regsimple2|HW_GPIOB_INTMASK|bits=32|split=24|access=R/W}}
{{regsimple2|HW_GPIOB_INMIR|bits=32|split=24|access=R/W}}
These registers operate identically to their HW_GPIO counterparts above, but they control the pins which have their respective {{#HW_GPIO_OWNER|HW_GPIO_OWNER}} bits set to 1. They can be accessed by the Broadway, although their interrupt (HW_GPIOB_INTFLAG & HW_GPIOB_INTMASK) is mapped to Starlet IRQ #10.

Navigation menu