Changes

7 bytes added ,  10:41, 1 October 2011
m
no edit summary
Line 18: Line 18:  
| NAND Flash || C1, C2, D1, D2, D3, E1, E2, E3, E4, F1, F2, F3, F4, F5, G4, G5, H4, J1
 
| NAND Flash || C1, C2, D1, D2, D3, E1, E2, E3, E4, F1, F2, F3, F4, F5, G4, G5, H4, J1
 
|-
 
|-
| GDDR3 || Q2, Q3, R1, S1, S2, T2, U1, V1, X3, X4, Y2, Y3, Y4, Y5, Z2, Z3, Z4
+
| GDDR3 || R2, R3, T1, U1, U2, V2, W1, X1, Y3, Y4, AA2, AA3, AA4, AA5, AB2, AB3, AB4
 
|}
 
|}
    
{{Stub}}
 
{{Stub}}