Difference between revisions of "Broadway/Registers"
< Broadway
Jump to navigation
Jump to search
(added unknown sprs 914, 915, 916 and 917) |
(added GQR2-5) |
||
| Line 60: | Line 60: | ||
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Write-gather Pipe Address Register | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Write-gather Pipe Address Register | ||
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | GQR2 |
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 914 (0x392) | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 914 (0x392) | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Graphics Quantization Register 2 |
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | GQR3 |
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 915 (0x393) | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 915 (0x393) | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Graphics Quantization Register 3 |
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | GQR4 |
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 916 (0x394) | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 916 (0x394) | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Graphics Quantization Register 4 |
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | GQR5 |
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 917 (0x395) | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #dde;" | 917 (0x395) | ||
| − | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | | + | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #edd;" | Graphics Quantization Register 5 |
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
| style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | ... | | style="border: 1px solid #ccc; padding: 0.2em; background-color: #ded;" | ... | ||
Revision as of 12:14, 11 February 2008
On this page you can find a description of some of the registers available in the "Broadway" CPU. The "Broadway" CPU is an enhanced version of the "Gekko" CPU developed for the Nintendo GameCube videoconsole, which is based on the PowerPC 750CXe CPU design.
Special Purpose Registers (SPRs)
Most of these registers are already present on 750CX or Gekko. Others seem to be new (like HID4).
| Name | Number | Description |
| HID0 | 1008 (0x3F0) | Hardware Implementation-Dependent register 0 |
| HID1 | 1009 (0x3F1) | Hardware Implementation-Dependent register 1 |
| HID2 | 920 (0x398) | Hardware Implementation-Dependent register 2 |
| HID4 | 1011 (0x3F3) | Hardware Implementation-Dependent register 4 |
| L2CR | 1017 (0x3F9) | Layer 2 cache Control Register |
| MMCR0 | 952 (0x3B8) | Monitor Mode Control Register 0 |
| MMCR1 | 956 (0x3BC) | Monitor Mode Control Register 1 |
| PMC1 | 953 (0x3B9) | Performance Monitor Counter register 1 |
| PMC2 | 954 (0x3BA) | Performance Monitor Counter register 2 |
| PMC3 | 957 (0x3BD) | Performance Monitor Counter register 3 |
| PMC4 | 958 (0x3BE) | Performance Monitor Counter register 4 |
| WPAR | 921 (0x399) | Write-gather Pipe Address Register |
| GQR2 | 914 (0x392) | Graphics Quantization Register 2 |
| GQR3 | 915 (0x393) | Graphics Quantization Register 3 |
| GQR4 | 916 (0x394) | Graphics Quantization Register 4 |
| GQR5 | 917 (0x395) | Graphics Quantization Register 5 |
| ... | ... | ... |
HID4
Bit 31 (most significant bit) is H4A (unknown purpose). The "Broadway" CPU seems to have a bug which makes unreliable to clear this bit, as noted in some strings present in games.