Line 1:
Line 1:
β
This page lists the known [[Starlet]] I/O registers. Much of this info comes from Segher & tmbinc's private notes.
+
#REDIRECT [[Hollywood Registers]]
β
β
== IO Memory ==
β
β
{| class="wikitable"
β
! base
β
! function
β
! offset
β
! description
β
! contents/example
β
|-
β
|0x0D800000
β
| hollywood control
β
| 0x400 bytes of control registers; these registers are mirrored every 0x400 bytes from 0x0D80000 to 0x0D805fff
β
|
β
|
β
|-
β
|0x0D800000
β
|IPC
β
|
β
| reg 0: request pointer
β
| To make an IOS request, the physical address of an IOS command struct is written here by the Broadway. Then, Broadway sets bit 0 of IPC reg 1 to indicate a request is ready.
β
|-
β
|0x0D800004
β
|IPC
β
|
β
| reg 1: semaphore flags
β
| Broadway sets bits here as "doorbells" to indicate status; Starlet responds by setting flags here.
β
|-
β
|0x0D800008
β
|IPC
β
|
β
|reg 2: Reply pointer
β
| When an IOS request has completed, IOS will modify the original command struct passed in IPC reg 0, copy that pointer to reg 2, then set reg 1 to 0x14 to indicate a reply is ready.
β
|-
β
|0x0D800010
β
|timer (core clock divided by 128)
β
|
β
|
β
|
β
|-
β
|0x0D800014
β
| alarm (interrupt 0 is fired when the timer reaches this value)
β
|
β
|
β
|
β
|-
β
|0x0D800030
β
| something related to interrupts; typical value is 0x854DA94F. Pressing the RESET button will set the 0x20000 bit.
β
|
β
|
β
|
β
|-
β
|0x0D800034
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D800038
β
|active interrupts (write 1 to clear). Pressing the RESET button will set the 0x20000 bit (interrupt 18). Pressing the POWER button will set the 0x800 bit (interrupt 11).
β
|
β
|
β
|
β
|-
β
|0x0D80003C
β
|enabled interrupts
β
|
β
|
β
| clear 0x40000 for legacy di
β
|-
β
|0x0D800060
β
|???
β
|
β
|
β
|
β
|-
β
|
β
0x0D800070
β
|???
β
|
β
|
β
| set 0x10 for legacy DI; 0x1 to allow write to exi boot buffer
β
|-
β
|0x0D8001EC
β
|OTP
β
|
β
|
β
| OTP read address (addresses run from 0x80000000..0x8000001F)
β
|-
β
|
β
|
β
|
β
|
β
| 0x80000000 - 0x80000004 stores 20 bytes boot1 SHA-1 hash
β
|-
β
|
β
|
β
|
β
|
β
| 0x80000005 - 0x80000008 common key
β
|-
β
|
β
|
β
|
β
|
β
| 0x80000009 NG id
β
|-
β
|
β
|
β
|
β
|
β
| 0x8000000a - 0x80000010 NG private
β
|-
β
|
β
|
β
|
β
|
β
| 0x80000011 - 0x80000015 NAND HMAC
β
|-
β
|
β
|
β
|
β
|
β
| 0x80000016 - 0x80000019 NAND AES
β
|-
β
|
β
|
β
|
β
|
β
| 0x8000001A - 0x8000001D RNG key
β
|-
β
|0x0D8001F0
β
|OTP
β
|
β
|
β
| OTP data
β
|-
β
|0x0D800214
β
|???
β
|
β
|
β
| Register is read 223 times while booting boot0 and boot1. Never written by boot0 or boot1.
β
|-
β
|0x0D800224 - 03FF
β
|
β
|
β
| unused
β
|
β
|-
β
|0x0D806800
β
|EXI
β
| 0x40
β
| ppc boot buffer
β
|
β
|-
β
|0x0D8B4000
β
| AMBA AHB registers
β
|
β
|
β
|
β
|-
β
|0x0D8B4000
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4002
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4004
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4006
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4008
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B400A
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B400C
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B400E
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4026
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4074
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4076
β
|???
β
|
β
|
β
|
β
|-
β
|0x0D8B4228
β
|
β
|
β
| AHB command
β
| AHB memory flush command. Typical values: 1, 2, 4, 8, 15
β
|-
β
|0x0D8B422a
β
|
β
|
β
| AHB acknowlegde
β
| If AHB memory flush acknowledge, will be set to the command value.
β
|}
β
[[Category:Hardware]]